View, browse and sort the list of sessions by Pass Type, Track, Day/Time, or by Speaker. Sessions are subject to change. Seating is on a first-come, first-served basis. Please arrive early to ensure you get a seat.
Build your conference agenda today! By signing up for the Scheduler, you can add sessions to your "Favorites" and develop your own personalized schedule. This personalized schedule will be synced with the official Arm TechCon Event App.
Performance validation, while often critical, is usually implemented as an afterthought, leading to inefficiencies. A case study of an Arm Cortex-M3 processor based automotive companion chip with numerous bus masters and slaves is presented. The ad-hoc approach for performance validation proved inefficient due to conditions such as: • Different protocol interfaces at source and destination • Addition of new paths for the derivative SoCs • Path-specific measurement requirements To overcome these inefficiencies, a generic plug-and-play performance monitor component was developed. The monitor is protocol-independent, and easily integrated into a SoC verification environment. A significant improvement in performance verification closure was achieved as a result.
1. A case study on how performance validation can be done efficiently when functionally verifying an automotive SoC.
2. Scenarios that make performance validation hard to scale
3. Architecture for a reusable verification component that has been successfully deployed across multiple projects.