Arm TechCon 2017 Schedule

View, browse and sort the list of sessions by Pass Type, Track, Day/Time, or by Speaker. Sessions are subject to change. Seating is on a first-come, first-served basis. Please arrive early to ensure you get a seat.

Build your conference agenda today! By signing up for the Scheduler, you can add sessions to your "Favorites" and develop your own personalized schedule. This personalized schedule will be synced with the official Arm TechCon Event App.

Customize Your eFPGA - Control Your Destiny for Machine Learning, 5G and Beyond

Pass Types: All-Access Pass, Training Pass, Arm Mbed Connect Pass, Expo Pass - Get your pass now!
Track: Sponsored Sessions (Free)
Format: 50-Minute Technical Session
Audience Level: Introductory
Recording: Not Recorded

Achronix SpeedcoreTM is embedded FPGA (eFPGA) IP which can be integrated in an SoC. This session will focus on Achronix’s custom block flow which enables customers to define their own functional blocks within Speedcore.
With custom blocks, functions that are typically used for the specific eFPGA application can be a hardened function in the eFPGA. These custom blocks can easily reduce complex logic with many levels of logic to a single logic level. Examples include wide muxes, custom math blocks, and encryption engines. Along with the performance increase, the custom blocks will reduce the resource usage (i.e. LUTs) and will improve place and route results because they eliminate the routing that would have been required to build the function with multiple LUTs.
You will learn how to dramatically increase your eFPGA performance and also reduce the eFPGA die size area, which reduces silicon costs and reduces power consumption. Most importantly, learn how this new capability will allow you to build functions that could never be built in FPGAs before.