View, browse and sort the list of sessions by Pass Type, Track, Day/Time, or by Speaker. Sessions are subject to change. Seating is on a first-come, first-served basis. Please arrive early to ensure you get a seat.
Build your conference agenda today! By signing up for the Scheduler, you can add sessions to your "Favorites" and develop your own personalized schedule. This personalized schedule will be synced with the official Arm TechCon Event App.
It becomes common requirement to comply with ISO26262 for functional safety in automotive systems. This work presents a safety mechanism achieving ISO26262 ASIL B on quad-core Arm Cortex-A57 processor and quad-core Arm Cortex-A53 processor in R-Car third generation SoC. The mechanism consists of hardware built-in self-test (BIST) for fault detection, and time slicing technique for test time optimization. The trade-off between fault detect coverage and test time is a key focus of runtime test design. By controlling number of test patterns and testing time, 90% of fault detection coverage was measured in 1.28ms of test time without degradation of overall application performance including audio application running on Arm Cortex-A53 core.
The audience will gain a benefit of:
+ Hardware built-in self-test with time slicing technique is an advantaged solution for functional safety.
+ The trade-off between fault detect coverage and test time is a key focus.
+ Separating mission between cores as well as guarantee of CPU state from multi-cache stores is a key requirement.