Arm TechCon 2017 Schedule

View, browse and sort the list of sessions by Pass Type, Track, Day/Time, or by Speaker. Sessions are subject to change. Seating is on a first-come, first-served basis. Please arrive early to ensure you get a seat.

Build your conference agenda today! By signing up for the Scheduler, you can add sessions to your "Favorites" and develop your own personalized schedule. This personalized schedule will be synced with the official Arm TechCon Event App.

Optimized 28nm FD-SOI Dual Domain Processor for Low-power Applications

Location:  Ballroom G
Pass Type: All-Access Pass - Get your pass now!
Track: High-Efficiency Systems
Format: 50-Minute Technical Session
Audience Level: Intermediate
Recording: TBD

There is constant demand to reduce power consumption and improve performance in applications processors.
Many of today's consumer and industrial battery-operated applications require ARM® Cortex®-A performance at Cortex-M power consumption levels, isolated and secure software environments and robust graphic interfaces.

Recently, several innovative design strategies for achieving these challenging requirements have emerged including:
• Fully Depleted Silicon On Insulator (FD-SOI) process technology
• Dual GPU architecture
• Heterogeneous processor technology with independent power domains

This talk will introduce the audience to these concepts and the software that makes the domains work together.

Takeaway

The advantages of using processors with different optimized compute domains
The options a software architect has in using different compute domains to improve performance and power consumption
How to implement effective interprocessor communications in a multi-domain processor.

Intended Audience

This talk is an intermediate talk that describes an A7/M4 dual domain processor that is optimized for battery powered applications. It will discuss the architecture ot the part and its advantages as well as how to effectively utilize the two cores in an application.