Arm TechCon 2017 Schedule

View, browse and sort the list of sessions by Pass Type, Track, Day/Time, or by Speaker. Sessions are subject to change. Seating is on a first-come, first-served basis. Please arrive early to ensure you get a seat.

Build your conference agenda today! By signing up for the Scheduler, you can add sessions to your "Favorites" and develop your own personalized schedule. This personalized schedule will be synced with the official Arm TechCon Event App.

Kent Orthner, Systems Architect, Achronix

Kent Orthner has worked in the IP, semiconductor, and embedded industry for over 20 years, with a focus on all aspects of interconnect, IP interoperability, and FPGA design. Prior to joining Achronix, Kent was the Vice President of Engineering at Arteris, where he developed and released the highly scalable and configurable Ncore cache-coherent SoC interconnect IP. Before that, Kent worked at Altera for 11 years, where he led the development of the Qsys System Integration platform and the SystemConsole debug infrastructure. At Achronix, Kent contributes to leading-edge FPGA architecture and SoC integration. Kent holds a B.A.Sc. from the University of Ottawa, and a M.Eng from Carleton University, in Computer and Electrical Engineering, respectively.


Presenting: